This component delays the input signal by a fixed number of discrete of triggering steps. The component is triggered by the 2-element, interpolated Enable/Disable port signal.
More: |
Derivative with a Time Constant (Z-Domain) |
Name for Identification |
|
Text |
|
Optional text parameter for identification of the component. |
|
|
|
|
|
Fortran Comment |
|
Text |
|
An optional Fortran comment. The text entered here is included in the project Fortran file |
|
|
|
|
|
Delay Length |
Real |
Literal |
Number of triggering steps to delay the signal. |
|
|
|
|
|
|
Initialize Buffer With |
|
Choice |
|
Select Input at Timezero or Specified Value.
The user can initialize the delay buffer with a specific value or what the input is at time zero. |
|
|
|
|
|
Initializing Value |
|
Real |
Constant |
The value with which to initialize the buffer.
Enabled only if Initialize Buffer With | Specified Value is selected. |
|
|
|
|
|
Is Input Already Sampled? |
|
Choice |
|
Select Yes if the input to the component is already executed at the same execution signal. If No is selected, the input will be re-sampled before execution. |
|
|
|
|
|
Dimension |
|
Integer |
Literal |
Enter the dimension of the input signal. The output will be of the same dimension. |